Neuromorphic Engineering has emerged as an exciting research area, primarily owing to the paradigm shift from conventional computing architectures to data-driven, cognitive computing. There is a diversity of work in the literature pertaining to neuromorphic systems, devices and circuits. This review looks at recent trends in neuromorphic engineering and its sub-domains, with an attempt to identify key research directions that would assume significance in the future. We hope that this review would serve as a handy reference to both beginners and experts, and provide a glimpse into the broad spectrum of applications of neuromorphic hardware and algorithms. Our survey indicates that neuromorphic engineering holds a promising future, particularly with growing data volumes, and the imminent need for intelligent, versatile computing.
Background
Of late, increasing data volumes have posed a challenge to computing systems in terms of their scalability, particularly those that rely on intensive computation. The key challenge has been to handle the data volumes in such systems, owing to their complex, asynchronous and power-drawing nature [1] . Neuromorphic engineering presents itself as a possible, potential and promising solution to problems of this nature [2, 3] . The broad spectrum of algorithms, devices, circuits and systems that are inspired by the working of mammalian neural systems constitutes of neuromorphic engineering.
To motivate the context of this article, Fig. 1 presents a graph showing the number of research publications and patents in the domain of neuromorphic engineering over the last ten years. These are clearly indicative of a growing trend in favor of research and developments in neuromorphic hardware, which form the impetus for reviewing research in this domain.
In this review, we look at recent work in the neuromorphic engineering domain in order to obtain a holistic view on research directions being pursued, while also being able to infer possible outcomes and future directions. Neuromorphic engineering has evolved significantly since it was first conceived by Mead [4] . In this review, we largely refer to very recent works with an aim to discern recent trends in the domain. A summary Publications and patents in neuromorphic engineering: Based on data collected over the last ten years generated from Scopus using the search term "neuromorphic" of research directions in neuromorphic engineering along the dimensions representing neuromorphic circuits, devices and systems, respectively, is illustrated in Fig. 2 , along with references pertaining to the specific works that have been cited in our review. All discussions henceforth are restricted primarily to the aforementioned time period.
There have been several recent review articles in the literature on neuromorphic engineering. A review of methods, issues and challenges in neuromorphic engineering was presented by Ahmed et al. [5] , that provides a primer to the domain. It also highlights challenges and open research areas. A comprehensive tutorial by Rajendran et al. [6] details algorithms, devices and systems, while emerging memory techniques have been discussed in [7] . DeSalvo et al. [8] present large-scale energy efficient neuromorphic systems based on resistive memory technologies, as well as for low-power embedded devices [9] . Research directions in applications pertaining to vision, auditory and olfactory applications have been discussed by Vanarse et al. [10] .
The rest of the review is organized as follows. Section "Algorithms" discusses recent algorithms developed in the neuromorphic engineering domain. This is followed by a discussion of hardware implementations in Section "Hardware", which includes neuromorphic devices and circuits. We then discuss recent applications in Section "Recent applications". Finally, conclusions and future outlook are presented in Section "Conclusions and future outlook".
Algorithms
Several machine learning algorithms dealing with big data have evolved till date that harness the compute power of server class machines for optimization [11] . Though offline storage space is often abundant, it is the complexity of the approaches employed in such systems, both in storage and time, that has become crucial to their viability. Newer techniques, for example those that use stochastic approximations to learning algorithms allow us to deal with big data. These have allowed us to simulate approaches in tractable time, given the luxury of heavy computational resources. The important challenge that still needs to be addressed is the feasibility in hardware implementation of these algorithms into algorithms, circuits, devices and systems, based on the nature of the primary contribution. The reader can view this figure in the supplementary material (Additional file 1) provided with the manuscript to click on the hyperlinks and navigate to the corresponding reference in the bibliography section [141] [142] [143] [144] [145] [146] [147] and approaches, that is eventually critical for realizing practical applications, such as on embedded platforms. The storage and computational capacity available on such platforms is limited, hence the algorithms need to have a low computational complexity, that translates to low-power requirements in hardware. This is where research in neuromorphic engineering seeks to provide new directions.
The quest for modelling algorithms that mimic, and eventually better the decisionmaking ability of the human brain has been a significant research thrust since recent times. This has been challenging not only because of the complex architecture of the brain, but also because this requires a diverse inter-disciplinary approach combining biomedical and engineering sciences. Progress in areas of research such as artificial intelligence and machine learning have been able to achieve this to some extent. For instance, of late the evolution of deep learning approaches has led to development of vision systems which can scale to large datasets. However, the computational requirements of these architectures is a luxury not available on hardware platforms. Conventional architectures based on the Von Neumann model were based on the principle that data moved between storage and memory for processing. However, the growing size of datasets has made this model infeasible and maximizing memory-processor co-localization is needed. A possible solution lies in working towards computationally efficient learning architectures which can have sparse representations, hence being efficiently implementable for practical applications. This fuels the development of newer algorithms for neuromorphic computing. A few significant developments in neuromorphic engineering are summarized in Fig. 3 .
Datasets
A challenge for the works in this domain has also been the availability of datasets. To this end, Orchard et al. [12] have worked towards converting conventional static datasets to neuromorphic datasets, that not only maintains their compatibility with existing vision systems for benchmarking performance, but also involves "creation of information" which is required for realizing the true benefit of neuromorphic systems. Tan et al. [13] have detailed broader perspectives, motivation and guidelines in this direction. The challenge in availability of datasets for closed-loop neuromorphic systems has been addressed by Stewart et al. [14] in their work on developing benchmarks for such systems using a minimal solution in a physical embodiment. A visual navigation dataset for neuromorphic systems has been developed by Barranco et al. [15] . An effort for benchmarking bioinspired solutions via neuromorphic architectures on parallel computing platforms has been made by Diamond et al. [16] . Newer research directions in neuromorphic engineering are majorly directed to address these issues, and we review recent trends in neuromorphic engineering for hardware implementations in the following section.
Hardware
Neuromorphic hardware encompasses a broad spectrum, including CMOS, memristive or special devices in combination with CMOS, DSPs, GPUs, FPGAs, accelerators and others, as summarized in Fig. 4 . We look at recent developments in these domains, attempting to lay greater emphasis on works that look at addressing challenges presented by the large data sizes in particular.
Digital CMOS solutions
A 65 nm CMOS neuromorphic processor has been designed for unsupervised online learning by Seo and Seok [17] developed by Chiang et al. [18] which has been found to be suitable for applications such as robotic movement. Knag et al. [19] developed an ASIC with a computer-vision accelerator for a sparse-coding neural net to learn and extract features from images and video.
Accelerators
Several neuromorphic accelerators have also been designed; a comparison of them with machine learning approaches has been presented by Du et al. [20] . Chen et al. [21] present a low area (3.02mm 2 ) and power (485mW ) neuromorphic accelerator for implementation of deep and convolutional neural networks. Darwin [22] , by Shen et al., is a neuromorphic hardware co-processor for spiking neural networks on 180nm CMOS technology. NS23 by Shahsavari [23] is a scalable spiking neural network simulator with memristors for computer vision tasks. Conti et. al. [24] develop a low-power parallel accelerator called the PULP (Parallel processing Ultra-Low Power platform) for kernel based image processing and vision tasks. Mahajan et al. [25] develop TABLA, a framework to generate accelerators for machine learning algorithms via stochastic approximations for their FPGA realization. A reconfigurable computing accelerator for various neural network topologies has been developed by Liu et al. [26] . PuDianNao [27] by Liu et al. is a neuromorphic accelerator which can run seven machine learning algorithms, viz. k-means, k-nearest neighbors, naive bayes, support vector machines, linear regression, classification trees and deep neural networks. Bojnordi et al. [28] develop a memristive Boltzmann machine for large scale combinatorial optimization and deep learning. They demonstrate their accelerator on the graph partitioning and boolean satisfiability problems, and obtain 57× higher performance and 25× lower energy. Neuromorphic accelerators for mobile platforms were presented by Kim et. al. [29] with speedups ranging from 23-126 % and power reduction of upto 22 % by using inter and intra neuron parallelism.
GPUs and DSPs
The growth in volumes of data has also propelled investigation into neuromorphic architectures for Graphics Processor Units (GPUs). Though tractable processing speedup has been achieved [30, 31] , large memory requirements present a challenge [32] . In this context. Garcia et al. [33] developed a low-memory requiring system using an evolutionary algorithm for configuration selection and validated their system on optical flow benchmarks. Carlson et al. [34] presented a simulation environment for large-scale spiking neural nets with evolutionary parameter tuning which harnessed the processing power of GPUs. More recently, Cheung et al. [35] developed "NeuroFlow", a scalable platform for spiking neural nets on FPGA. Their system could simulate upto 400,000 neurons in real-time with a speedup of 2.83 times than that of GPUs. Liu et al. [36] present a optical flow sensor inspired by biological approaches which combines a silicon retina vision sensor with a DSP microcontroller.With recent trends in large-scale machine learning moving towards algorithms requiring heavy computational power, one can expect further developments in this direction gaining significance in the future.
FPGA
Yi et al. [37] presented a FPGA based encoder and reservoir design for neuromorphic processors. INsight by Chung et. al. [38] is an energy-efficient architecture for large-scale neural networks, which obtains an accuracy of 97.64 % on a handwritten image recognition dataset. FPGAs have been used for implementation of a convolutional spiking network for classifying musical notes by Escudero [39] as well as for biomimetic pattern generation [40] . Feedforward neural nets have been presented by Wang et al. [41] while spiking neural nets on FPGA have been evaluated by Rodrigues et al. [42] and Wu et al. [43] . Neuron-astrocyte signalling has been implemented by Nazari et al. [44] , image dewarping by Molin et al. [45] , event-driven vision processing by Yousefzadeh et al. [46] and Bayesian arithmetic stochastic synthesis by Duarte et al. [47] .
Non-CMOS and hybrid solutions
Principles of design for network-based neuromorphic systems have been presented by Partzsch et al. [48] . A reconfigurable memristive dynamical system has been presented by Bavandpour et al. [49] , which can be applied to learning and dynamical systems. Memristive crossbar circuits have also been demonstrated to be suitable for efficient neural network training by Irina et al. [50] , where they show low error rates using batch and stochastic training approaches for a handwritten digit recognition dataset. Neuroinspired devices have been developed for unsupervised learning by Chabi et al. [51, 52] , as well as for an inference engine by Querlioz et al. [53] . A general model for voltagecontrolled memristors has been developed by Kvatinsky et al. [54] . Further, Prezioso et al. [55] present transistor-free metal-oxide memristor crossbars for binary image classification using a single layer perceptron. Memristor-based self healing circuits have been presented by Gu et al. [56] . Sampath et al. [57] present a CMOS-memristor based FPGA architecture for memory cells.
Deep neural networks have been presented by Bichler et al. [58] , with the specific focus for development of non-volatile memories, while deep spiking nets have been discussed by Neil et al. [59] . Goal-driven deep learning has been explored by Yamins et al. [60] . Fast and energy-efficient neurmorphic computing by Convolutional Neural Networks [61] and backpropagation [62] has been presented by Esser et al.
Models for large-scale spiking neural networks have been explored by Krichmar et al. [63] , Wu et. al. [64] and Wang et al. [65] ; while aspects related to plasticity of such networks in memristive devices has been studied by Saïghi et al. [66] . Garbin et al. [67] present phase-change memory (PCM) devices as binary probabilistic synapses in a neuromorphic system for visual pattern recognition. Suri et al. [68] analyze the resistance-drift effect in PCMs, which have also been used to develop a large scale neural network by Burr et al. [69] and Boybat et al. [70] . Online gradient descent training has been implemented using memristor-based neural networks by Soudry et al. [71] . In the context of network-based algorithms for machine learning, neuromorphic architectures for deep neural networks have been presented by Indiveri. [72] .
Stochastic memristive synapses based on spintronics have been presented by Vincent et al. [73, 74] . Zhang et al. [75] present a stochastic switching multi-level cell spin transfer torque MRAM. Zhao et al. [76] develop logic fabrics using spintronics, while energyefficient architectures have been presented by Locatelli et al. [77] . Spintronics for lowpower computing has been discussed in detail in the tutorial by Zhang et al. [78] .
Analog implementations
There have also been several hardware implementations based on memristors independently for memories as well as in conjunction with other devices. Challenges in designing neuromorphic analog non-volatile memories have been discussed by Eryilmaz et al. [79] , while Taha et al. [80] present the design of auto-associative memory using a multi-valued memristive memory cell. Reliability issues faced in using nonvolatile memories as hardware synapses have been presented by Shelby et al. [81] , while large crossbar arrays have been demonstrated by Virwani et al. [82] . Analog computing via multi-gate programmable resistive graphene devices has been presented by Calayir et al. [83] , while a chaos-based CMOS analog neuron has been developed by Zhao et al. [84] .
Moon et al. [85] present a PCMO (Pr 0.7 Ca 0.3 MnO 3 ) based resistive switching analog memory device. Mott memories have been discussed by Zhou et al. [86] The importance of enforcing criticality as a set-point for the purpose of developing adaptive neuromorphic hardware has been discussed by Srinivasa et al. [87] . A neuromorphic crossbar circuit based on analog memristors has been developed by Xu et al. [88] , which demonstrates that recognition rates of upto 82.5 % on an average can be achieved. Ghaderi et al. [89] investigate cognitive signal processing on programmable analog hardware.
Synaptic devices for visual systems using Resistive RAMs have been presented by Kang et al. [90] , while multistate registers have been developed by Patel et al. [91] . Vertical RRAMs have been explored for cochlea and convolutional neural nets by Piccolboni [92] , while OxRAM synapses for CNNs have been presented by Garbin et al. [93] . ReRAM devices for neuromorphic computing have been explored by Jang et al. [94] , while an artificial synapse using a memristive switch has been modelled by Wang et al. [95] .
Zhang et al. [96] present an approach for energy-efficient neuromorphic computing for stochastic learning using multiple perpendicular in-plane magnetic tunnel junctions. Binary Conductive-Bridge RAM (CBRAM) synapses for bio-inspired computing has been presented by Suri et al. [97, 98] , while Querlioz et al. [99] discuss stochastic resonance in an analog current-mode circuit.
Recent applications
The realm of applications for neuromorphic engineering continue to grow at an incredible rate. Newer applications keep emerging, and their comprehensive review could well be non-exhaustive. For the sake of brevity, we restrict our review to recently developed applications.
Applications in vision and robot control
There have been several challenges in the computer vision domain which have benefited by the use of biologically inspired computing approaches, and hardware implementation is imminent for their practical application. These involve tasks ranging from relatively simpler image classification to complex tasks such as robot movement planning, object recognition/detection, among others. Most of these involve processing of large datasets, as image or video sequences are fairly large in size, resulting in high area and power consumption.
A system for object detection to enhance the safety of drivers has been described by Han et. al. [100] , and achieves upto 99 % detection rate. An on-chip implementation has been presented by Kim et al. [101] , while a memristive threshold logic circuit for detecting fast moving objects was presented by Maan et al. [102] . Event-based 3D pose estimation using neuromorphic systems has been discussed by Valeiras et al. [103] . Event-based computation of motion flow has been presented in the work by Giulioni [104] , specifically the extraction of optical flow from a visual scene.
Neuromorphic sensors for robotic vision have been benchmarked in terms of power consumption by Censi et al. [105] against conventional CMOS sensors, while sensors for high speed signal estimation have been developed by Mueller et al. [106] . A visual pattern recognition system has been developed using memristor array and CMOS neuron by Chu et al. [107] , which has been successfully demonstrated for the task of digit recognition. Another such system by Lorenzi et al. [108] has been developed for recognition of binary images.
Applications in biomedical and biosignal engineering
Applications for biochemical systems for DNA strain displacement have been presented in the work by Chiang et al. [109] . Biological real-time neuromorphic system has been found in [110] . Population coding of neural activity has been done using a Trainable Analogue Block approach by Thakur et al. [111] .
Neuromorphic hardware design has also been inspired by the motivation to model the behavior of the human brain [112] [113] [114] [115] . One aspect in doing this involves investigating brain signals that may be acquired by various modalities (invasive or noninvasive) and developing systems to infer how these vary with the presented stimulus, which is analogous to development of brain-computer interfaces. This involves several challenges: the noise and non-stationarity inherent in these data acqusition modalities, the size of the datasets and the restrictions imposed by the acquisition modality. These are often common to all biomedical signals acquired; and multi-modal setups are often beneficial, but more challenging to implement on a common hardware platform. Works in this domain include an event-based neuromorphic Electroencephalogram (EEG) recording system by Corradi et al. [116] . Park et al. [117] memristive synapse neural network to recognize human thoughts corresponding to imagined speech of three vowels of the English alphabet. Scott et al. [118] develop a framework for spatio-temporal modelling of brain data called as NeuCube.
Recording of EEG from the ear has been facilitated by the characterization of recordings done using this modality by Mikkelsen et al. [119] . A neuromorphic system mimicking schizophrenia has been developed by Barzegarjalali [120] . The broader context of biosignal processing has been explored by Kudithipudi [121] , where they design and analyze a neuromemristive reservoir computing architecture for this purpose.
Applications in perception engineering
Applications based on integration with sensory modalities of humans have been widely explored. These include applications based on tactile sensor arrays by Lee et al. [122] and Ros et al. [123] . Corradi et al. [124] discuss directions for development of a neuromorphic vestibular system, while an autonomous neuromorphic cognition system has been proposed by Chicca et al. [125] . Applications such as texture categorization using neuromorphic inspired touch have been explored by Rongala et al. [126] , while emotion recognition has been presented by Diehl et al. [127] . This area continues to be an exciting yet complex domain to explore, and one can envisage future research directions guided towards these.
Other applications
A neuromorphic framework for elastic wave dynamics has been presented by Katayama et al. [128] . Nanomorphic memristors have been used in designing neuromorphic fabric by Manem et al. [129] that can evaluate boolean functions as well as train a perceptron neural net for images.
A system that can classify musical notes has been presented by Cerezuela-Escudero et al. [39] on FPGA using a convolutional spiking neural network which gave high accuracies even in the presence of noise. A neuromorphic approach to the cocktail party problem implemented on FPGA has been presented by Thakur et al. [130] . Medical assistive applications such as retinal implants and sensory substitution have been explored by Gaspar et al. [131] . A neurmorphic character recognition system has been simulated by Sheri et al. [132] using PCMO memristors.
High speed serial interfaces have been presented in the work by Jablonski et al. [133] for bit-serial SATA AER inter-FPGA communication. A neuromorphic system for Electronic Design Automation (EDA) called the AutoNCS has been presented by Wen et al. [134] . A mixed-signal design for a neuromorphic analog-to-digital converter has been presented by Xu et al. [135] .
A VLSI circuit for random sampling has been presented by Chien et al. [136] for uniform, exponential and bimodal distributions. A neuromorphic microphone has been incubated by Smith [137] . An authentication system accelerated by a neuromorphic hardware has been presented by Suri et al. [138] using the CM1K chip. It achieves recognition accuracy of 91 % with power requirement ranging from 487-668 μJ for training and testing on a benchmark dataset.
Conclusions and future outlook
A consolidated summary of developments in neuromorphic devices and circuits is presented in Table 1 . From among the publications considered in this review, we have chosen those which have provided quantifiable results in terms of design area, power consumption/energy dissipation and performance and have summarized the results in the table. Indiveri et al. [139] opine that future neuromorphic systems would be an integration of research in several domains, viz. VLSI circuits, emerging VLSI technologies, control of robotic platforms, neural computation and biological, cognitive architectures. The recent publications in this domain reviewed in this paper clearly augment this claim. With developing systems increasing focus on handling big datasets, the use of bio-inspired algorithms and architectures has become imperative, and shall certainly pave the way forward for future research directions in neuromorphic engineering. We present an illustration of future directions in Fig. 5 .
It is clear that advances in technology are allowing for faster devices that are smaller. The diversifying nature of progress in the neuromorphic engineering domain mandates the urgent and strong need of standardization, benchmarking and road-mapping, primarily among various design elements such as neuron blocks, weight blocks, algorithms, communication protocols and test datasets. A look at how integration has progressed in VLSI indicates that power consumption and interconnection complexity have become the most critical hurdles in building larger systems on chip.
We believe that this observation holds pointers for the evolution of neuromorphic systems. In a system with N interacting modules, the data flows and interconnections tend to grow as αN × N, or αN 2 . Communication, therefore, consumes more power than the dissipation within individual modules. This is also true for the area of modules on VLSI systems -interconnect occupies more space than logic, and increasingly so. Devices that consume less power are therefore more attractive; technologies that can allow interconnects to scale will tend to dominate. One might expect optical interconnects to become more pervasive. On the algorithms front, sparse representations that lead to reductions in power and area are likely to be more favoured. Coding techniques that make communications more efficient would also be preferred [140] . The last two have a firm mathematical basis, and one might expect to see significant developments along these lines. 
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